dsPIC33CK64MC102 | Microchip Technology

Overview

  • ADC Resolution Max b (bit):12
  • ADC Sampling Rate (ksps):3500
  • ADC Modules Min MB megabyte MB (megabyte):1
  • CAN:0
  • Type of CAN module Max A (ampere):None
  • Configurable Logic Cell (CLC/CCL):4
  • CPU:dsPIC® DSC
  • CPU Speed (MIPS/DMIPS):100
  • Number of Comparators:1
  • DAC Resolution (Bits):12
  • DAC Outputs:1
  • Number of DACs:1
  • Hardware RTCC/RTC:No
  • Supported in MPLAB Code Configurator:Yes
  • Number of PWM Time Bases:8
  • Operation Voltage Max.(V):3.6
  • Operation Voltage Min.(V):3
  • Output Compare Channels:0
  • SMPS:0
  • Segmented LCD (# of segments):0
  • USB:None
  • Program Memory Size (KB):64
  • Peripheral Pin Select / Pin Muxing:Yes
  • Direct Memory Access (DMA) Channels:4
  • Multiple Flash Panels:0
  • Graphics Controller/GPU:No
  • Motor Control PWM Outputs:8
  • Quadrature Encoder Interface:1
  • Low Power:No
  • ADC Channels:11
  • Pincount:28
  • Crypto Engine:No
  • TempRange Min:-40
  • TempRange Max:150
Read more
    Operating Conditions
  • 3.0 V to 3.6 V
  • -40ºC to +125ºC, DC to 100 MHz
  • -40ºC to +150ºC, DC to 70 MHz
    dsPIC33CK DSC core
  • Up to 64 KBytes of Program Flash with ECC and Fault Injection testing feature
  • Up to 8 KBytes of Data SRAM with Memory Built in Self-Test (MBIST)
  • Modified Harvard architecture with 16-bit data and 24-bit instructions
  • Code efficient (C and Assembly) CPU architecture designed for real-time applications
  • Sixteen 16-bit working registers
  • Four sets of interrupt context saving registers, including ACC and CPU status for fast interrupt handling
  • Single-cycle, mixed-sign 32-bit multiplication
  • Fast 6-cycle hardware 32/16 and 16/16 DIV
  • Dual 40-bit fixed point Accumulators (ACC) for DSP operations
  • Single-cycle MAC/MPY with dual data fetch and result write-back
  • Zero overhead looping support
    High-Speed PWM Module
  • Four independent PWM pairs (Eight total outputs) with up to 2 ns resolution
  • Dead-time insertion for rising and falling edges and dead-time compensation support
  • Clock chopping for high-frequency operation
  • Fault and current limit inputs
  • Flexible trigger configuration for ADC triggering
    Advanced Analog features
  • 12-bit 3.5 MSPS ADC Module
  • Up to 15 ADC input channels (depending on package)
  • Four digital comparators for reducing CPU overhead
  • Four oversampling filers up to 256x for increased resolution (up to 16-bits)
  • One analog comparator (15ns) with dedicated 12-bit DAC with hardware slope compensation and DAC buffer output
  • Up to three op amps with internal connection to ADC Module
    Core Independent Touch
  • Uses Peripheral Trigger Generator (PTG) and High-speed ADCs
  • Ready-to-use touch library support in MPLAB Code Configurator (MCC)
    Embedded Security
  • CodeGuard security together with Flash OTP by ICSP Write Inhibit enables implementing Immutable Secure Boot
  • Flash OTP by ICSP Write Inhibit to configure entire Flash as OTP
  • Option to disable entry to the debug mode
  • User OTP
  • Enables implementing robust security use cases together with CryptoAuthentication and CryptoAutomotive devices such as:
  • Secure Boot
  • Secure Firmware Upgrade
  • Secure Communication
  • Node Authentication and more
    Timer/Counters/Output Compare/Input Capture
  • One Dedicated 16-Bit Timer/Counter
  • Four SCCP - Flexible configuration as four PWM outputs (down to 4ns resolution), input capture, output compare, eight 16-bit timer/counters or up to four 32-bit timer/counters
  • Peripheral Trigger Generator (PTG) for scheduling complex sequences or alternate configuration as two 16-bit timer
  • Quadrature Encoder Interface (QEI) Modules for optical encoder support or alternate configuration as a 32-bit timer
    Communication Interfaces
  • Three UARTs (15 Mbps) with automated protocol handling for LIN/J2602 and DMX
  • Two 4-wire SPI/I2S up to 40 MHz with dedicated pins
  • One I2C Modules (up to 1 Mbps) with SMBus support
  • One Single-Edge Nibble Transmission (SENT) Modules for sensor interfacing
  • Four DMA channels supporting data transfers
    Special Features
  • Four Configurable Logic Cell (CLC) Modules with user defined logic gate circuits
  • Programmable Pin Select (PPS) for peripheral pin function mapping
  • On-chip temperature sensor with direct ADC Module connection
  • 256 Bytes of One-Time-Programmable (OTP) Memory and 120-bit Unique Device Identifier (UDID)
    Clock and Power Management
  • On-chip 8 MHz Fast RC (FRC)
  • Programmable PLLs with external oscillator clock sources and Reference Clock Output (REFO)
  • Fail-Safe Clock Monitor (FSCM) with 8 MHz Back-up Fast RC (BFRC) oscillator
  • Low-Power management modes - Sleep, Idle and Doze
  • Integrated Power-on Reset (POR) and Brown-Out Reset (BOR)
    Debugger Development support
  • In-Circuit and in application programming and debug support (ICSP)
  • On-chip debug with 3 complex and 5 simple breakpoints
  • IEEE 1149.2 (JTAG) boundary scan support
    Safety Features
  • Dead-Man Timer (DMT) safety feature clocked by instruction fetches
  • Windowed Watch Dog Timer (WWDT)
  • CodeGuard™ security for program FLASH
  • FLASH with ECC and Fault Injection testing feature
  • Flash OTP by ICSP™ write inhibit
  • Memory Built in Self-Test (MBIST)
  • Clock Monitor with multiple redundant clock sources
  • Programmable Cyclic Redundancy Check (CRC)
  • Hardware traps
  • SFR locks
  • Shadow working registers
  • PWM Fault Management
  • Cap-less on-chip LDO
  • I/O Port read-back
  • Class B Safety Library, IEC 60730
Use your up or down key to switch images.

Documentation

Filter by Document Type
Search Documentation

Tools And Software

dsPIC33CK64MC102
Part Number: Quantity: Price per Unit (in USD): Total Amt:

Design Resources

Reference Designs
Code Examples
Board Design Files

Purchase