dsPIC33AK128MC103 | Microchip Technology

Overview

  • Family:32-bit DSC
  • FPU:Yes
  • CPU Speed Max MHz (megahertz):200
  • Multiple Flash Panels:0
  • Secure Boot with Flash OTP:Yes
  • Direct Memory Access (DMA) Channels:6
  • TempRange Min:-40
  • TempRange Max:+150
  • Operation Voltage Min.(V):3.0
  • Operation Voltage Max.(V):3.6
  • Pincount:36
  • Motor Control PWM Outputs:8
  • PWM Resolution (Bits):20
  • PWM Resolution (ns):2.5
  • Single output CCP (SCCP):4
  • 32-Bit Digital Timers:6
  • Quadrature Encoder Interface:1
  • # of BiSS Interfaces:1
  • Number of SENT Modules:2
  • Peripheral Trigger Generator:1
  • Configurable Logic Cell (CLC/CCL):4
  • ADC Channels:15
  • ADC Resolution b (bits):12
  • ADC Sampling Rate (ksps):40,000
  • ADC Sample/Hold:2
  • Temp. Sensor:Yes
  • Number of Op Amps:3
  • Number of Comparators:3
  • Comparator max speed (ns):5
  • Number of DACs:3
  • DAC Resolution (Bits):12
  • DAC Outputs:1
  • Peripheral Pin Select / Pin Muxing:Yes
  • Windowed Watch Dog Timer (WWDT):Yes
  • CRC:Yes
  • IO Integrity Monitors (# of pins):4
  • Functional Safety Standards:ISO 26262 – Up to ASIL B,IEC 61508 – Up to SIL 2
  • Class B Safety Library:No
  • Supported in MPLAB Code Configurator:Yes
  • AUTOSAR/MCAL:No
  • Automotive Qualified:Yes
  • SMPS:8
Read more
    Operating Conditions
  • 3.0V to 3.6V: -40°C to +85°C, DC to 200 MHz
  • 3.0V to 3.6V: -40°C to +150°C, DC to 200 MHz
  • 3.0V to 3.6V: -40°C to +125°C, DC to 200 MHz
    High-Performance dsPIC33A Digital Signal Controller (DSC)
  • 32-bit Rich Instruction Set for Optimized Speed and Program Code Size:
  • Non-paged linear Data/Flash 24-bit addressing space
  • 16-bit/32-bit instructions for optimized code size and performance
  • 32-bit Wide Data Paths
  • Single and Double Precision Floating-Point Unit (FPU) Coprocessor
  • Edge or Level Change Notification Interrupt on I/O pins
  • Peripheral Pin Select (PPS) Remappable Pins to Reduce Board Layout Complexity
  • Multiple Interrupt Vectors with Individual Programmable Priority
  • Five External Interrupt Pins
  • Selectable Oscillator Options Including:
  • 8 MHz, 1% at 0ºC-85ºC Internal Fast RC (FRC) oscillator
  • 8 MHz, 2% Internal Backup Fast RC (BFRC) oscillator with 32 kHz divided output
  • 2 Kbyte Instruction Cache
  • Sixteen 32-bit Working Registers
  • Dual 72-bit Accumulators Supporting 32-bit and 16-bit Fixed-Point DSP Operations
  • Eight Level Deep Working Register Sets
  • Eight Level Deep Accumulator Register Sets
  • Eight Level Deep Floating Point Register Sets
    Memory Features
  • Up to 128 Kbytes of Program Flash Memory:
  • 10,000 erase/write cycle endurance
  • 20 years minimum data retention
  • Self-programmable under software control
  • Programmable code protection
  • Flash Error Correcting Code (ECC)
  • Programmable OTP regions
  • Entire Flash OTP by ICSP™ write inhibit
  • 64 x128-bit OTP area
  • High-speed crystal resonator oscillator or external clock
  • Up to 16 Kbytes of RAM Memory:
  • 6-channel hardware Direct Memory Access (DMA) module
  • RAM Error Correcting Code (ECC)
  • RAM Memory Built-In Self-Test (MBIST)
    Controller Features
  • High-Current Sink/Source Capable I/Os
  • Programmable Weak Pull-Up and Pull-Down Resistors
  • Programmable Open-Drain Outputs
  • Two 1.6 GHz PLLs for Peripheral which can be clocked from the FRC or a Crystal Oscillator
  • Reference Clock Output (REFO)
  • Low-Power Management Modes (Sleep and Idle)
  • Power-On Reset and Brown-Out Reset
    High-Speed PWM
  • Four PWM Generators (Four Pairs, Eight Outputs)
  • Up to 2.5 ns PWM Resolution
  • Dead Time for Rising and Falling Edges
  • Dead-Time Compensation Supports Lower Speed Operation
  • PWM Support for:
  • BLDC, PMSM, ACIM, SRM and stepper motors
  • Fault and Current Limit Inputs
  • Flexible Trigger Configuration for ADC Triggering
    Two High-Speed Analog-to-Digital Converters
  • 12-bit Resolution
  • Up to 40 MSPS Conversion Rate
  • Up to 22 Analog Input Pins
  • 20 Settings Channels. Each Channel:
  • Can be assigned to any analog input (I/O pin or internal signal)
  • Can be set to a different sampling time
  • Can be configured as single-ended or differential
  • Conversion result can be formatted as unsigned or signed
  • Conversion result can be left-aligned (fraction format)
  • Has a separate 32-bit conversion result register
  • Supports Four Sampling modes:
  • Oversampling of multiple samples
  • Integration of multiple samples
  • Window (multiple samples accumulated when the gate signal is active)
  • Single Conversion
  • All channels have a digital comparator to detect when the conversion result is less than, greater than, in bounds or out of bounds for the configurable thresholds
  • Last three settings channels have the second result accumulator to implement second order filters
  • Band Gap Reference and Temperature Sensor Diode Inputs
    Other Analog Features
  • Three 5 nS Analog Comparators with 12-bit PDM DACs:
  • Input multiplexing
  • Slope compensation
  • One DAC output buffer
  • Eight Constant-Current Sources
    Up to 3 Rail-to-Rail 100 MHz Operational Amplifiers with
  • 100 V/μS slew rate
  • 1 mV offset (typical)
  • User calibration of input offset voltage
    Peripheral Features
  • Three 4-Wire SPI Modules:
  • 32-byte FIFO
  • Variable data width
  • I2S mode
  • Two I2C Modules w/Address Masking and IPMI Support
  • Three Protocol UARTs with 8-bit RX/TX FIFOs and Automated Handling Support for:
  • LIN 2.2
  • DMX
  • Smart card (ISO 7816)
  • IrDA®
  • Two SENT Modules
  • One Dedicated 32-bit Timer/Counter
  • Four Single Output Capture/Compare/PWM/Timer (SCCP) Modules:
  • Flexible configuration as PWM, input capture, output compare or timers
  • Two 16-bit timers or one 32-bit timer in each module
  • Single PWM output pin
  • One Quadrature Encoder Interface (QEI):
  • Four inputs: Phase A, Phase B, Home, Index
  • Four Configurable Logic Cells (CLC) with Internal Connections to Select Peripherals and PPS
  • Serial Encoder Interface BiSS with up to Four Client Encoders Support
  • Peripheral Trigger Generator (PTG):
  • 10 input trigger sources from other peripheral modules
  • 5 output triggers to other peripheral modules
  • 4 individual interrupt request signals
  • CPU independent state machine-based instruction sequencer
    Security Module
  • Immutable Root of Trust (IRT)
  • Configurable Flash protection regions
  • Flash access control
  • Secure Boot
  • Secure Debug
  • Device locking
    Safety Features
  • Windowed Watchdog Timer (WDT)
  • Deadman Timer (DMT)
  • Four I/O Integrity Monitors (IOIM)
  • Fail-Safe Clock Monitor (FSCM) with Automatic Switchover to Backup Clock Source with:
  • Programmable over-frequency/under-frequency thresholds
  • Flash Error Correcting Code (ECC)
  • RAM Error Correcting Code (ECC)
  • RAM Memory Built-In Self-Test (MBIST)
  • 32-bit Cyclic Redundancy Check (CRC) Module
  • Entire Flash OTP by ICSP™ Write Inhibit
  • Capless Internal Voltage Regulator
  • Virtual PPS Pins for Redundancy and Monitoring
  • Temperature Sensor Diode
    Functional Safety
  • Functional Safety Readiness – ISO 26262/IEC 61508/IEC 60730.
    Qualification
  • AEC-Q100 REV H:
  • Grade 1: -40°C to +125°C
  • Grade 0: -40°C to +150°C
    Programming and Debug Interfaces
  • Three Programming and Debugging Interfaces:
  • Two-wire ICSP™ interface with non-intrusive access and real-time data exchange with application
  • Five Program Addresses and Five Full-Featured Breakpoints
  • IEEE Standard 1149.2 Compatible (JTAG) Boundary Scan
Use your up or down key to switch images.

Documentation

Filter by Document Type
Search Documentation

Tools And Software

dsPIC33AK128MC103
Part Number: Quantity: Price per Unit (in USD): Total Amt:

Design Resources

Code Examples
Board Design Files

Purchase