CoreSRIO is the Serial Rapid IO (SRIO) endpoint solution comprises a Serial Rapid IO Physical Layer, Logical Layer, and Transport Layer.
Log in to myMicrochip to access tools and benefits. Sign up in just one minute.
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest! Update Here
Stay in the loop with the latest from Microchip! Update your profile while you are at it. Update Here
Complete your profile to access more resources.Update Here!
true
Features and Benefits
- Provides AXI4-Lite interface to access register space (capability registers, command and status registers, and extended feature registers).
- Configurable 10-bit and 20-bit PMA/PCS interface based on data rates
- Transmit and Receive buffer depths of 32 packets
- Single Virtual Channel supported