The LVDS Tunneling Protocol Interface (LTPI) is a high-performance protocol enabling the efficient tunneling of low-speed signals between the Host Processor Module (HPM) and Secure Control Module (SCM) over LVDS interfaces. As a successor to Serial GPIO (SGPIO) interfaces, LTPI offers enhanced bandwidth and scalability, accommodating interfaces like SMBus, I2C, UART, and GPIOs. Its implementation protocol ensures optimal transmission efficiency, encapsulating GPIO channel information into frames following a Time Division Multiplexing (TDM) fashion for reduced-wire solutions.
Log in to myMicrochip to access tools and benefits. Sign up in just one minute.
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest! Update Here
Stay in the loop with the latest from Microchip! Update your profile while you are at it. Update Here
Complete your profile to access more resources.Update Here!
true
Features and Benefits
- Compliant with DC-SCM Protocol Specifications 2.0 LTPI version 1.0
- It supports Link initialization and management
- Supports GPIO (Low-Latency (LL) and Normal-Latency (NL)) interface
- Supports up to 200 Mbps LVDS data-rate
- Supports AMBA 3 APB interface for register access
Documentation
|
Title
|
||
|---|---|---|
| CoreLTPI User Guide | Download |