Loading
Part Number:
Quantity:
Price per Unit (in USD):
Total Amt:
Log in to myMicrochip to access tools and benefits. Sign up in just one minute.
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest! Update Here
Stay in the loop with the latest from Microchip! Update your profile while you are at it. Update Here
Complete your profile to access more resources.Update Here!
META-DX2+ Ethernet PHY (featuring OTN support)
Overview
- MACsec:No
- Max Gearbox Bandwidth (Gbps):1600
- RoHS:Yes
- XpandIO:No
- Crosspoint:Yes
- Gearbox:Yes
- max_bandwidth:1600
- Max Ethernet Port Rate:800GbE
- max_serdes:112
- Retimer:Yes
- 1.6T gearbox and retimer configurations
- 1.6T hitless 2:1 mux for working/protect architectures
- Dual 800G ETC (Ethernet Technology Consortium), Quad 400 GbE and 16x 1/10/25/40/50/100 GbE MAC/PHYs
- Highly configurable crosspoint with ShiftIO, supporting multi-rate services on any port
- Supports Ethernet, OTN, Fibre Channel, and proprietary data rates for AI/ML applications
- Lambda Splitting support for splitting of 400 GbE and 800 GbE clients across multiple wavelengths
- PTP (IEEE 1588v2) support up to Class C/D
- 48 Long Reach (LR) capable 112G PAM4 SerDes
- Direct connectivity to passive copper cables including support for link training and auto-negotiation
- Industrial temperature range support, enabling deployments in outdoor environments
- Software Development Kit (SDK) that is common across the entire META-DX2 family, including all META-DX2+ and META-DX2L devices
- Support for Open Compute Project (OCP) based Switch Abstraction Interface (SAI) APIs
- 33 mm × 33 mm device package
The META-DX2+ family of devices are multi-purpose 1.6T Ethernet MAC/PHYs supporting rates from 1 GbE to 800 GbE and 112G PAM4 long reach SerDes. These versatile devices support encryption, port aggregation, Class C/D PTP and hitless 2:1 multiplexing, as well as SerDes crosspoint functionality that enables connectivity to a variety of optical modules, Direct Attach Copper (DAC) cables, packet processors and Ethernet switches. Encryption is a key feature of META-DX2+, providing security via MACsec or IPsec at full line rate. MACsec encrypts Ethernet traffic at the frame level and supports "VLAN tag in the clear", enabling multi-hop routing of encrypted packets. IPsec encrypts IP packets which ensures security across wide-area networks. By providing encryption within META-DX2+, packet processors can offload the task of encryption to META-DX2+, enabling systems to scale up to larger bandwidths while providing end-to-end security. Lambda Splitting feature enables splitting of 400GbE and 800GbE clients across multiple wavelengths. The META-DX2+ family offers variants with 48 SerDes, enabling 1.6T gearbox or hitless 2:1 mux configurations, which is double the capacity of other solutions and cuts the device count in half to enable smaller form factors. The META-DX2+ 32 SerDes variants are pin compatible with the META-DX2L device, enabling META-DX2L designs to easily add encryption, port aggregation, or MAC layer services such as PTP, all within a single Software Development Kit (SDK).
Variants available:
- PM6200 META-DX2L: Retimer and gearbox (32 SerDes)
- PM6210 META-DX2+: PHY with encryption and XpandIO (32 SerDes)
- PM6214 META-DX2+: PHY with OTN rates (48 SerDes)
- PM6216 META-DX2+: PHY with encryption (32 SerDes)
- PM6218 META-DX2+: PHY with encryption (48 SerDes)
Applications
- High-density Ethernet line cards
- Cloud data centers, service providers and enterprise routers and switches
- High-availability working/protect switches requiring hitless mux
- Compact modular optical transponders and muxponders
- AI/ML acceleration nodes
["developmentenvironment","Development Environment"] ,
["emulators","Emulator and Debuggers"] ,
["demoevaluationboards","Demo & Evaluation Boards"] ,
["programmerrelations","Programmers"] ,
["thirdpartytools","3rd Party Tools"] ,
["legacy","Legacy"] ,
["softwarelibraries","Library and Firmware"]
referencedesigns,Reference Designs:
codeexamples,Code Examples:
ibisboarddesignfiles,Board Design Files: