We detect you are using an unsupported browser. For the best experience, please visit the site using Chrome, Firefox, Safari, or Edge. X
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest! Update Here
Stay in the loop with the latest from Microchip! Update your profile while you are at it. Update Here
Complete your profile to access more resources.Update Here!
Item Qty
Your cart is empty.

TU0372

Download Application Note
Title
Title
Interfacing SmartFusion2 SoC FPGA with DDR3 Memory Through MDDR Controller System Builder Flow Tutorial
Name
Name
TU0372
Date
Date
05/09/2021
Description
Description
This tutorial describes how to create a hardware design using System Builder to access an external DDR3 memory through the built-in hard ASIC Microcontroller subsystem DDR (MDDR) in SmartFusion®2 SoC FPGAs. This tutorial also shows how to functionally verify the design using Bus Functional Model (BFM) simulation.

Files

Title Title Download Date Size
m2s_tu0372_df.zip 150.7 MB 11/19/2021 m2s_tu0372_df.zip Download 11/19/2021 150.7 MB

Silicon Products

Title Product Title
M2S050
Low Density Devices with hard ARM Cortex-M3
 M2S050 Low Density Devices with hard ARM Cortex-M3
M2S060
Low Density Devices with hard ARM Cortex-M3
 M2S060 Low Density Devices with hard ARM Cortex-M3
M2S025
Low Density Devices with hard ARM Cortex-M3
 M2S025 Low Density Devices with hard ARM Cortex-M3
M2S005
Low Density Devices with hard Cortex-M3
 M2S005 Low Density Devices with hard Cortex-M3
M2S150
Low Density Devices with hard ARM Cortex-M3
 M2S150 Low Density Devices with hard ARM Cortex-M3
M2S010
Low Density Devices with hard ARM Cortex-M3
 M2S010 Low Density Devices with hard ARM Cortex-M3
M2S090
Low Density Devices with hard ARM Cortex-M3
 M2S090 Low Density Devices with hard ARM Cortex-M3