Title |
Title
IGLOO2 High Speed SERDES 3x Oversampling Design User Guide
|
---|---|
Name |
Name
IGLOO2_3XOVERSAMPLING
|
Date |
Date
06/24/2020
|
Description |
Description
IGLOO®2 field programmable gate array (FPGA) devices have embedded high speed serial/deserializer (SERDES) blocks that can handle data rates from 1 Gbps to 5 Gbps. Because of internal phase locked loop (PLL) operating range limitations, the lower cutoff data rate of the high speed SERDES block is 1000 Mbps.
|
Title | Title | Download | Date | Size |
---|---|---|---|---|
IGLOO2 High Speed SERDES 3x Oversampling 120.5 MB 10/28/2022 | IGLOO2 High Speed SERDES 3x Oversampling | Download | 10/28/2022 | 120.5 MB |
Title | Product | Title |
---|---|---|
M2GL010
More Resources in Low Density Devices
|
M2GL010 | More Resources in Low Density Devices |
M2GL025
More Resources in Low Density Devices
|
M2GL025 | More Resources in Low Density Devices |
M2GL050
More Resources in Low Density Devices
|
M2GL050 | More Resources in Low Density Devices |
M2GL060
More Resources in Low Density Devices
|
M2GL060 | More Resources in Low Density Devices |
M2GL090
More Resources in Low Density Devices
|
M2GL090 | More Resources in Low Density Devices |
M2GL150
More Resources in Low Density Devices
|
M2GL150 | More Resources in Low Density Devices |
M2GL005
More Resources in Low Density Devices
|
M2GL005 | More Resources in Low Density Devices |