We detect you are using an unsupported browser. For the best experience, please visit the site using Chrome, Firefox, Safari, or Edge. X
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest! Update Here
Stay in the loop with the latest from Microchip! Update your profile while you are at it. Update Here
Complete your profile to access more resources.Update Here!
Item Qty
Your cart is empty.

AC450

Title
Title
Timing Optimization for AXI3 DDR Interfaces Using SmartFusion2/IGLOO2 - Application Note
Name
Name
AC450
Date
Date
06/16/2021
Application Categories
Application Categories
General Purpose
Description
Description
This application note describes the optimization techniques used for meeting timing closure on SmartFusion®2 and IGLOO®2 designs that use non-1:1 Double Data Rate (DDR) to Advanced eXtensible Interface (AXI) clock ratios (2:1, 3:1, and 4:1). It provides reference designs for the SmartFusion2 Advanced Development Kit board and IGLOO2 Evaluation Kit board.

Files

Title Title Download Date Size
m2s_m2gl_ac450_df.zip 885.8 MB 11/17/2021 m2s_m2gl_ac450_df.zip Download 11/17/2021 885.8 MB

Silicon Products

Title Product Title
M2GL010
More Resources in Low Density Devices
M2GL010 More Resources in Low Density Devices
M2GL025
More Resources in Low Density Devices
M2GL025 More Resources in Low Density Devices
M2GL050
More Resources in Low Density Devices
M2GL050 More Resources in Low Density Devices
M2GL060
More Resources in Low Density Devices
M2GL060 More Resources in Low Density Devices
M2GL090
More Resources in Low Density Devices
M2GL090 More Resources in Low Density Devices
M2GL150
More Resources in Low Density Devices
M2GL150 More Resources in Low Density Devices
M2GL005
More Resources in Low Density Devices
M2GL005 More Resources in Low Density Devices