We detect you are using an unsupported browser. For the best experience, please visit the site using Chrome, Firefox, Safari, or Edge. X
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest! Update Here
Stay in the loop with the latest from Microchip! Update your profile while you are at it. Update Here
Complete your profile to access more resources.Update Here!

How to Debug DDR Memory Interfaces Using SmartDebug

Libero® SoC 12.5 has added a new feature to SmartDebug which helps in debugging of DDR interfaces. For PolarFire and PolarFire SoC design that include a DDR interface, it gathers the results of the DDR training process and displays them in a format to helps identify potential problem areas.

To view this video, please click manage cookies below and accept functional cookies.
Manage Cookies