We detect you are using an unsupported browser. For the best experience, please visit the site using Chrome, Firefox, Safari, or Edge. X
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest! Update Here
Stay in the loop with the latest from Microchip! Update your profile while you are at it. Update Here
Complete your profile to access more resources.Update Here!

PolarFire® FPGA & PolarFire® SOC DDR PHY Initialization and Training Sequence for DRAM Interfaces

Microchip’s DDR-PHY is an integral part of the PolarFIre® FPGA and Polarfire® SOC memory subsystem. This video covers the steps the DDR-PHY sequences through in order to bring up the memory interface for DDR3, LPDDR3, DDR4 and LPDDR4.

To view this video, please click manage cookies below and accept functional cookies.
Manage Cookies