We detect you are using an unsupported browser. For the best experience, please visit the site using Chrome, Firefox, Safari, or Edge. X
Maximize Your Experience: Reap the Personalized Advantages by Completing Your Profile to Its Fullest! Update Here
Stay in the loop with the latest from Microchip! Update your profile while you are at it. Update Here
Complete your profile to access more resources.Update Here!

List of Techniques to View Design Netlist Using Libero® SoC Design Suite

This short video describes various ways the Libero® SoC tool suite enables FPGA designers to view a graphical representation of their design netlist, in support of design analysis and debug activities.

To view this video, please click manage cookies below and accept functional cookies.
Manage Cookies