



MICROCHIP

**EVB-LAN9252-3PORT
EtherCAT[®] ESC
PHY Connection Mode
Evaluation Board
User's Guide**

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2015 - 2017, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 9781522422228

**QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
= ISO/TS 16949 =**

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

Table of Contents

Preface	5
Introduction.....	5
Document Layout	5
Conventions Used in this Guide	6
The Microchip Web Site	7
Development Systems Customer Change Notification Service	7
Customer Support	7
Document Revision History	8
Chapter 1. Overview	
1.1 Introduction	9
1.2 References	10
1.3 Terms and Abbreviations	10
Chapter 2. Board Details	
2.1 Power	11
2.2 Resets	11
2.2.1 Power-on Reset	11
2.2.2 Reset Out	11
2.3 Clock	11
Chapter 3. Board Configuration	
3.1 External PHY connection mode	13
3.2 Jumper Settings	13
3.2.1 Strap Options	14
3.2.2 LED Indicators	17
3.2.3 EEPROM Switch	17
3.2.4 SPI + 3 Port Mode Selection	18
3.2.5 SoC	20
3.3 Mechanicals	22
Appendix A. EVB-LAN9252-3PORT Evaluation Board	
A.1 Introduction	23
Appendix B. EVB-LAN9252-3PORT Evaluation Board Schematics	
B.1 Introduction	25
Appendix C. Bill of Materials (BOM)	
C.1 Introduction	37
Worldwide Sales and Service	42

NOTES:



Preface

NOTICE TO CUSTOMERS

All documentation becomes dated, and this manual is no exception. Microchip tools and documentation are constantly evolving to meet customer needs, so some actual dialogs and/or tool descriptions may differ from those in this document. Please refer to our web site (www.microchip.com) to obtain the latest documentation available.

Documents are identified with a “DS” number. This number is located on the bottom of each page, in front of the page number. The numbering convention for the DS number is “DSXXXXA”, where “XXXX” is the document number and “A” is the revision level of the document.

For the most up-to-date information on development tools, see the MPLAB[®] IDE online help. Select the Help menu, and then Topics to open a list of available online help files.

INTRODUCTION

This chapter contains general information that will be useful to know before using the EVB-LAN9252-3PORT. Items discussed in this chapter include:

- [Document Layout](#)
- [Conventions Used in this Guide](#)
- [The Microchip Web Site](#)
- [Development Systems Customer Change Notification Service](#)
- [Customer Support](#)
- [Document Revision History](#)

DOCUMENT LAYOUT

This document describes how to use the EVB-LAN9252-3PORT as a development tool for the Microchip LAN9252 EtherCAT[®] slave controller. The manual layout is as follows:

- **Chapter 1. “Overview”** – Shows a brief description of the EVB-LAN9252-3PORT.
- **Chapter 2. “Board Details”** – Includes details and instructions for using the EVB-LAN9252-3PORT.
- **Chapter 3. “Board Configuration”** – Describes the various EVB-LAN9252-3PORT board features, including jumpers, LEDs, test points, system connections, and switches.
- **Appendix A. “EVB-LAN9252-3PORT Evaluation Board”** – This appendix shows the EVB-LAN9252-3PORT.
- **Appendix B. “EVB-LAN9252-3PORT Evaluation Board Schematics”** – This appendix shows the EVB-LAN9252-3PORT schematics.
- **Appendix C. “Bill of Materials (BOM)”** – This appendix includes the EVB-LAN9252-3PORT Bill of Materials (BOM).

CONVENTIONS USED IN THIS GUIDE

This manual uses the following documentation conventions:

DOCUMENTATION CONVENTIONS

Description	Represents	Examples
Arial font:		
Italic characters	Referenced books	<i>MPLAB® IDE User's Guide</i>
	Emphasized text	...is the <i>only</i> compiler...
Initial caps	A window	the Output window
	A dialog	the Settings dialog
	A menu selection	select Enable Programmer
Quotes	A field name in a window or dialog	"Save project before build"
Underlined, italic text with right angle bracket	A menu path	<u>File>Save</u>
Bold characters	A dialog button	Click OK
	A tab	Click the Power tab
N'Rnnnn	A number in verilog format, where N is the total number of digits, R is the radix and n is a digit.	4'b0010, 2'hF1
Text in angle brackets < >	A key on the keyboard	Press <Enter>, <F1>
Courier New font:		
Plain Courier New	Sample source code	#define START
	Filenames	autoexec.bat
	File paths	c:\mcc18\h
	Keywords	_asm, _endasm, static
	Command-line options	-Opa+, -Opa-
	Bit values	0, 1
	Constants	0xFF, 'A'
Italic Courier New	A variable argument	<i>file.o</i> , where <i>file</i> can be any valid filename
Square brackets []	Optional arguments	mcc18 [options] <i>file</i> [options]
Curly brackets and pipe character: { }	Choice of mutually exclusive arguments; an OR selection	errorlevel {0 1}
Ellipses...	Replaces repeated text	var_name [, var_name...]
	Represents code supplied by user	void main (void) { ... }

THE MICROCHIP WEB SITE

Microchip provides online support via our web site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

DEVELOPMENT SYSTEMS CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

The Development Systems product group categories are:

- **Compilers** – The latest information on Microchip C compilers, assemblers, linkers and other language tools. These include all MPLAB C compilers; all MPLAB assemblers (including MPASM assembler); all MPLAB linkers (including MPLINK object linker); and all MPLAB librarians (including MPLIB object librarian).
- **Emulators** – The latest information on Microchip in-circuit emulators. This includes the MPLAB REAL ICE and MPLAB ICE 2000 in-circuit emulators.
- **In-Circuit Debuggers** – The latest information on the Microchip in-circuit debuggers. This includes MPLAB ICD 3 in-circuit debuggers and PICkit 3 debug express.
- **MPLAB IDE** – The latest information on Microchip MPLAB IDE, the Windows Integrated Development Environment for development systems tools. This list is focused on the MPLAB IDE, MPLAB IDE Project Manager, MPLAB Editor and MPLAB SIM simulator, as well as general editing and debugging features.
- **Programmers** – The latest information on Microchip programmers. These include production programmers such as MPLAB REAL ICE in-circuit emulator, MPLAB ICD 3 in-circuit debugger and MPLAB PM3 device programmers. Also included are nonproduction development programmers such as PICSTART Plus and PIC-kit 2 and 3.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at:
<http://www.microchip.com/support>

DOCUMENT REVISION HISTORY

Revision A (August 2015)

- Initial Release of this Document.

Revision B (August 2015)

- Updated **Appendix C. “Bill of Materials (BOM)”**

Revision C (October 2017)

- Corrected miscellaneous grammar and typos
- Corrected details in **Section 3.2.4.3 “3 Port Mode”**
- Corrected [Table 3-15](#) for chip_mode_strap value and description

Chapter 1. Overview

1.1 INTRODUCTION

The LAN9252 is a 2/3 port EtherCAT[®] slave controller with dual integrated Ethernet PHYs which each contain a full-duplex 100BASE-TX transceiver and support 100Mbps (100BASE-TX) operation. 100BASE-FX is supported via an external fiber transceiver.

Each port receives an EtherCAT frame, performs frame checking and forwards it to the next port. Time stamps of received frames are generated when they are received. The Loop-back function of each port forwards the frames to the next logical port, if there is either no link at a port, or if the port is not available, or if the loop is closed for that port. The Loop-back function of port 0 forwards the frames to the EtherCAT Processing Unit. The loop settings can be controlled by the EtherCAT master.


Packets are forwarded in the following order:

Port 0 -> EtherCAT Processing Unit -> Port 1 -> Port 2

The EtherCAT Processing Unit (EPU) receives, analyses and processes the EtherCAT data stream. The main purpose of the EtherCAT Processing unit is to enable and coordinate access to the internal registers and the memory space of the ESC, which can be addressed both from the EtherCAT master and from the local application. Data exchange between master and slave application is comparable to a dual-ported memory (process memory), enhanced by special functions e.g. for consistency checking (SyncManager) and data mapping (FMMU). Each FMMU performs the task of bitwise mapping of logical EtherCAT system addresses to physical addresses of the device.

The scope of this document is to describe the EVB set-up for LAN9252 which supports 3-port mode and its jumper configurations. The LAN9252 is connected to an RJ45 Ethernet jack with integrated magnetics for 100BASE-T connectivity. A simplified block diagram of the LAN9252 can be seen [Figure 1-1](#).

FIGURE 1-1: EVB-LAN9252-3PORT BLOCK DIAGRAM



1.2 REFERENCES

Concepts and material available in the following documents may be helpful when reading this document. Visit www.microchip.com for the latest documentation.

- LAN9252 Datasheet
- AN 8.13 Suggested Magnetics
- EVB-LAN9252-3PORT Schematics

1.3 TERMS AND ABBREVIATIONS

- ESC - EtherCAT® Slave Controller
- EVB - Evaluation Board
- SPI - Serial Protocol Interface
- 100BASE-TX- 100 Mbps Fast Ethernet, IEEE802.3u Compliant
- GPIO - General Purpose I/O
- MII - Media Independent Interface
- RMII - Reduced Media Independent Interface

Chapter 2. Board Details

2.1 POWER

Power is applied through 5V DC jack J1 using an external wall power supply. Slide switch SW1 enables power to the board, providing 5V to the onboard 3.3V switching regulator. A glowing green LED (D1) indicates successful generation of 3.3V. This power is supplied to the LAN9252 and the integrated 1.2 V regulator, which supplies power to the internal core logic.

2.2 RESETS

2.2.1 Power-on Reset

A power-on reset occurs whenever power is initially applied to the LAN9252 or if the power is removed and reapplied to the LAN9252. This event resets all circuitry within the LAN9252. After initial power-on, the LAN9252 can be reset by pressing the reset switch (SW2). The reset LED D2 will assert (red) when the LAN9252 is in reset condition.

For stability, a delay of approximately 180ms is added from the +3.3V o/p to reset release.

2.2.2 Reset Out

The LAN9252 reset pin can be configured as an output to reset the SoC. The RST# pin becomes an open-drain output and is asserted for the minimum required time of 80ms

2.3 CLOCK


The LAN9252 requires an external 25Mhz crystal or clock.

By default, header J14 pins 1-2 are shorted to connect the 25 MHz crystal Y1 to the internal oscillator of the LAN9252.

Chapter 3. Board Configuration

The following sections describe the various board features, including jumpers, LEDs, test points, system connections, and switches. A top view of the LAN9252 in 3-port mode is shown in [Figure 3-1](#).


FIGURE 3-1: LAN9252 - 3 PORT MODE



3.1 EXTERNAL PHY CONNECTION MODE

Figure 3-2 shows the connectivity between the EtherCAT Slave Controller and PHY. The clock source of the Ethernet PHYs and ESC must be the same quartz or quartz oscillator. TX_CLK is usually not connected unless automatic TX Shift compensation is used, because the ESCs do not incorporate a TX FIFO. The TX signals can be delayed inside the ESC for TX_CLK phase shift compensation. LINK_STATUS is an LED output indicating a 100 Mbit/s (Full Duplex) link.

FIGURE 3-2: EXTERNAL PHY CONNECTION



3.2 JUMPER SETTINGS

The default jumper settings for the LAN9252 are provided in Table 3-1.

TABLE 3-1: DEFAULT JUMPER SETTINGS

Jumper	Pin Settings
J4 & J7	2-3
J5 & J8	1-2
J6 & J9	1-2
J15 & J16	2-3
J19, J20, J21, J22 & J23	OPEN

3.2.1 Strap Options

The following sections describe the default settings and jumper descriptions for the EVB-LAN9252-3PORT. These defaults are the recommended configurations for evaluation of the LAN9252. These settings may be changed as needed, however, any deviation from the defaults settings should be approached with care and knowledge of the schematics and datasheet. An incorrect jumper setting may disable the board.

3.2.1.1 JUMPERS J4:J9 AND J15:J16


Jumpers J4 through J9 and J15 through J16 set various functions of the LAN9252. They can also be used as GPIOs or LED drivers. When used as LED drivers, as they are on the EVB-LAN9252-3PORT, they are connected a specific way to set the strap value to a "1", and another way to set the strap value to a "0". Figure 3-3 illustrates the schematic connections with the D3 circuit as a pull-up, and the D4 circuit as a pull-down. To illuminate D3, the LAN9252 will drive the cathode of the D3 low. To illuminate D4, the LAN9252 will drive the cathode of the D4 high.

The J4 - J15 jumpers must be configured in pairs to identical settings in order to realize the D3 circuit or the D4 circuit. The pairings are as follows:

- J4 & J7
- J6 & J9
- J5 & J8
- J15 & J16

The following subsections detail the jumper pair settings, their associated strap settings, and the functional effects of setting the straps. All strap values are read during power-up and on the rising edge of nRST signal. Once the strap value is set, the LAN9252 will drive the LED's high or low for illumination according the strap value. For other designs which may use these pins as GPIOs, refer to the LAN9252 datasheet for additional information. In those cases, internal default straps must be changed by an I²C or SMI master or via EEPROM fields.

FIGURE 3-3: LED STRAP CIRCUIT



3.2.1.2 EEPROM CONFIGURATION

EEPROM_size_strap (J6 & J9): This strap determines the EEPROM size range.

A low selects 1K bits (128 x 8) through 16K bits (2K x 8)_24C16.

A high selects 32K bits (4K x 8) through 512K bits (64K x 8) or 4Mbits (512K x 8)_24C512.

TABLE 3-2: EEPROM SIZE CONFIGURATION

Header	Pin Settings	eeprom_size_strap Value	Description
J6 & J9	1-2 (Default)	1	EEPROM size = 32K bits (4K x 8) through 4Mbits (512K x 8).
J6 & J9	2-3	0	EEPROM size = 1K bits (128 x 8) through 16K bits (2K x 8).

3.2.1.3 TX SHIFT STRAP

EtherCAT MII Port TX Timing Shift Strap is used to configure default value of the EtherCAT MII Port TX Timing Shift Strap “TX_SHIFT[1:0]”. These straps determine the value of the MII TX Timing Shift for the MII.

TABLE 3-3: ETHERCAT MII PORT TX TIMING SHIFT STRAP OPTIONS

TX_SHIFT 1	TX_SHIFT 0	TX Timing Shift (ns)
0	0	20
0	1	30 (Default)
1	0	0
1	1	10

TABLE 3-4: MII TX TIMING SHIFT CONFIGURATIONS

Switch	Short Pins	TX_SHIFT[1:0]	Switch KNOB Position
SW9	1-2	01	DOWN
SW10	1-3		UP

Note: For switch P/N: 450301014042, pin 1 is at the middle of the switch. To short 1-2, the knob position must be in the 1-3 position, and vice versa.

3.2.1.4 COPPER AND FIBER STRAPS

The LAN9252 supports 100BASE-TX (Copper) and 100BASE-FX (Fiber) modes. In 100BASE-FX operation, the presence of the receive signal is indicated by the external transceiver as either an open-drain, CMOS level, Loss of Signal (SFP) or a LVPECL Signal Detect (SFF).

This EVB supports 100BASE-TX (Copper) and SFP 100BASE-FX (Fiber) modes. By default, Copper Mode is active. Fiber Mode is supported as an assembly option. To select the Copper or Fiber Mode, the respective strap and signal routing resistor assembly options must to be configured.

Note: The vendor part number for the SFP is Finisar/FTLF1217P2

3.2.1.4.1 Copper Mode Strap

The EVB-LAN9252-3PORT is set to Copper Mode by default. [Table 3-5](#) details the required strap resistor settings for Copper Mode operation.

TABLE 3-5: COPPER MODE STRAP RESISTORS

Resistors	Signal Names	Description
R79 (10K)	FXLOSEN	Copper twisted pair for ports A and B further determined by FXSDENA and FXSDENB
R76, R80 (10K)	FXSDA/FXSDB	Configures Port 0 and Port 1 to Copper Mode

Note: R75, R77, and R78 must not be populated (DNP).

Additionally, the signal routing resistors detailed in [Table 3-6](#) must be assembled for Copper mode operation.

TABLE 3-6: COPPER MODE SIGNAL ROUTING RESISTORS

Resistors	Description
R17, R19, R21, R23	Port 0 Copper mode is Enabled
R31, R33, R35, R37	Port 1 Copper mode is Enabled

Note: R16, R18, R20, R22, R30, R32, R34, and R36 (0402 package) must not be populated (DNP).

3.2.1.4.2 Fiber Mode Strap

The EVB-LAN9252 supports SFP type 100BASE-FX mode. To enable Fiber Mode, the respective strap and signal routing resistors must be configured.

Note: Copper Mode related resistors must be DNP while Fiber Mode is active (See [Section 3.2.1.4.1 “Copper Mode Strap”](#)).

[Table 3-7](#) details the required strap resistor settings for Fiber Mode operation.

TABLE 3-7: FIBER MODE STRAP RESISTORS

Resistors	Description
R77 (10K)	Configures Port 0 & 1 to FX_LOS Mode
R75, R78 (10K)	Configures Port 0 & 1 to Fiber mode, respectively

Note: R76, R79, and R80 must not be populated (DNP).

Additionally, the signal routing resistors detailed in [Table 3-8](#) must be assembled for Fiber Mode operation.

TABLE 3-8: FIBER MODE SIGNAL ROUTING RESISTORS

Resistors	Description
R16, R18, R20, R22	Port 0 Fiber mode Enabled
R30, R32, R34, R36	Port 1 Fiber mode Enabled

Note: R17, R19, R21, R23, R31, R33, R35, and R37 (0402 package) must not be populated (DNP).

3.2.1.4.3 FX-LOS Fiber Mode Strap

The EVB-LAN9252-3PORT is set to Copper Mode by default. [Table 3-9](#) details the required strap resistor settings for FX-LOS Fiber Mode operation.

TABLE 3-9: FX-LOS FIBER MODE STRAP RESISTOR SETTINGS

R77 (10K)	R79 (10K)	Reference Voltage (V)	Function
Populate	DNP	3.3	A level above 2V selects FX-LOS for Port 0 and Port1
Populate	Populate	1.5	A level greater than 1.5V and below 2V selects FX-LOS for Port 0 and FX-SD / copper twisted pair for Port 1, further determined by FXSDB
DNP	Populate	0 (DEFAULT)	A level of 0V selects FX-SD / copper twisted pair for Ports 0 and 1, further determined by FXSDA and FXSDB

Note: The above strap details describe the LAN9252 function. This EVB does not support SFF Fiber Mode. Therefore, FX-SD related straps are not applicable.

3.2.2 LED Indicators

LED indicators D3, D4 and D7 are used to indicate the Link/Activity status on the corresponding EVB ports, as detailed in [Table 3-10](#). The Link/Act LED should be ON at each port when the cable is present. If the Link/Act LED is not ON, it indicates there is an issue with the connection or cable.

TABLE 3-10: D3, D4 AND D7 LINK/ACTIVITY LED STATUS INDICATORS

State	Description
Off	Link is down
Flashing Green	Link is up, with activity
Steady Green	Link is up, no activity

Additionally, the LED is used as a RUN indicator (green) to show the AL status of the EtherCAT State Machine (ESM), as detailed in [Table 3-11](#).

TABLE 3-11: ESM AL STATUS

State	Description
Off	The device is in INITIALIZATON state
Blinking (on 200ms, off 200ms)	The device is in PRE-OPERATIONAL state
Single Flash (on 200ms, off 1000ms)	The device is in SAFE-OPERATIONAL state
On	The device is in OPERATIONAL state
Flickering (on 50ms, off 50ms)	The device is booting and has not yet entered the INITIALIZATION state, or the device is in the BOOT-STRAP state and firmware download is in progress. (Optional. Off when not implemented.)

Additionally, LED D10 is used as Error LED and the LED D9 is DNP.

3.2.3 EEPROM Switch

The EVB-LAN9252-3PORT utilizes 0x50 (7-bit) I²C slave addressing. The SW3 switch can be used to select the A0, A1, and A2 address bits, as shown in [Figure 3-4](#) and [Table 3-12](#). The eighth bit of the slave address determines if the master device wants to read or write to the EEPROM (24FC512).

FIGURE 3-4: SLAVE ADDRESS ALLOCATION




TABLE 3-12: EEPROM SWITCH

Ref. Des	Description	Settings
SW3	I ² C EEPROM Address selection (A0,A1,A2) see Figure 3-4	ON for logic 0 (default) OFF for logic 1

3.2.4 SPI + 3 Port Mode Selection

3.2.4.1 SPI

The SPI lines are directly connected to the SOC. No jumper settings are required for SPI.

3.2.4.2 SPI/SQI/I²C AARDVARK®

J11 & J12 connectors are used for Aardvark/SPI headers. Respective pin details are given below in [Table 3-13](#). Resistors R61, R62 & R122 must be populated to use this option. By default, R61, R62 & R122 are DNP.

TABLE 3-13: SPI/SQI/I²C AARDVARK® PIN DETAILS

Signal	Pin No
SCL	J11.1
SDA	J11.3
SCK	J11.7
SCS#	J11.9
SI(SIO0)	J11.8
SO(SIO1)	J11.5
SIO2	J12.3
SIO3	J12.4

3.2.4.3 3 PORT MODE

The following Assembly/jumper settings are used to configure LAN9252 into 3-Port mode.

3.2.4.3.1 Assembly of the Boards

The MII Female Connector (J27) is used to connect the External PHY Board. The EVB-LAN8740 MII PHY Board has been used as the External PHY Board as shown in [Figure 3-2](#).

3.2.4.3.2 External PHY - Power

The Jumper (J26) is used to supply “on-board 5V or delayed 5V” to the external PHY Board.

TABLE 3-14: EXTERNAL PHY BOARD PIN SETTINGS

Header	Pin Settings	Description
J26	1-2	Connects on-board 5V to an external PHY Board (Default)
J26	2-3	Connects Delayed 5V to an external PHY Board in Enhanced Link detection

3.2.4.3.3 External PHY - MII Link connection

Connect Pin 1 of J24 (on EVB-LAN9252-3Port) to pin 2 of JP4 (on EVB-LAN8740) through jumpers as shown in [Figure 3-2](#).

Also, make sure JP1 and JP2 (on EVB-LAN8740) are in the 1-2 position, and JP3 (on the EVB-LAN8740) is in the 2-3 position.

3.2.4.3.4 External PHY - MII Reset connection

Connect Pin 3 of J24 (on EVB-LAN9252-3Port) to pin 1 of J1 (on EVB-LAN8740) through jumpers as shown in [Figure 3-2](#).


3.2.4.3.5 External PHY - CLK

The MII_CLK25 from the LAN9252 is available on J27-12th pin. When MII connection is made with the external PHY board, this signal is routed to the Master Clock of the External PHY.

Note: The EVB-LAN8740 is used for an External PHY. Refer to http://ww1.microchip.com/downloads/en/DeviceDoc/evb8740_user.pdf for more details on the EVB-LAN8740.

Remove on board crystal Y1, C13 (capacitor near Y1), and resistor R8. Connect the connector side end of R8 to the LAN8740 OSCO pin (which is pin 1 of Y1 on the EVB-LAN8740) as shown below in [Figure 3-5](#) (green wire). This will connect MII-CLK25 from the MII connector to the external LAN8740 PHY.

FIGURE 3-5: EVB-LAN8740



3.2.4.3.6 Chip Mode Selection

Chip Mode Straps (J4,J7 & J5,J8) are used to configure the default value of the EtherCAT Chip Mode Strap “chip_mode_strap[1:0]”. This strap determines the number of active ports and port types.

TABLE 3-15: CHIP MODE CONFIGURATION

Header	Pin Settings	chip_mode_strap[1:0]	Description
J4,J7	2-3	10b	3-port downstream mode. Ports 0 and 1 are connected to internal PHYs A and B. Port 2 is connected to the external MII pins.
J5,J8	1-2		

Note: The default setting of the EVB is chip mode 10 (3port downstream mode). Chip modes 00 and 11 are not supported by this EVB.

3.2.5 SoC

The EVB-LAN9252 supports both an on-board SoC and add-on SoC. By default, the on-board SoC is enabled. However, an external add-on SoC can be connected via the add-on SoC headers P8 and P9. The SoC selection is configured via the SW5 switch, as detailed in the following subsections.

3.2.5.1 SOC SELECTION

Whenever the ADD ON PCB is used for SoC, the Switch knob position must be UP.

The SW5 switch selects the enabled SoC. The SW5 switch knob position must be down (Text = “PIC”) to select the on-board PIC. If the switch knob position is up (Text = “PIM”), then the add-on board/SoC is selected and the on-board PIC is always in the reset state. Whenever an add-on board/SoC is used, the switch knob must be in the up position.

TABLE 3-16: SOC SWITCH CONFIGURATION

Switch	Position	Settings
SW5	DOWN	PIC enabled
SW5	UP	ADD ON BOARD enabled

3.2.5.2 ON-BOARD PIC

By default, the on-board Microchip PIC32MX795F512L (U7) is used as the default SoC. The LAN9252 can be connected to the PIC using SPI interface. No jumper settings are required to establish SPI communications between PIC and LAN9252.

3.2.5.3 RESET

SW5 is used to reset the on-board PIC. The LAN9252 can also reset the SoC if the reset pin is configured to output mode. For stability, a delay of approximately 180ms is added from the 3.3V o/p to reset release.

3.2.5.4 ICSP HEADER

The programming is done using the ICSP header J13. [Table 3-17](#) shows the PIN details of J13.

TABLE 3-17: J13 PIN DETAILS

J13 PIN No	Signals Detail
1	MLCR
2	3V3
3	GND
4	PGD2
5	PGC2
6	NC

3.2.5.5 SOC EEPROM

The EVB-LAN9252 provides an optional SoC EEPROM. Some SoCs may require an EEPROM. However, the PIC on-board SoC and PIC based add-on SoC boards do not require this EEPROM.

3.2.5.6 ADD-ON SOC

An add-on board can be attached to the EVB-LAN9252 to use an add-on SoC. The add-on board must be mounted to the P8 and P9 connectors (2x23, 100mil normal gold plated berg stick). The SW5 switch must be in the up position when using an add-on SoC. Additionally, the J10 2-pin jumper must be shorted to route power to the add-on board from the EVB-LAN9252.

An add-on board can be used for a SoC. When using an add-on board, it must be mounted at the connectors P8 & P9 (2X23, 100mil normal gold plated berg stick). The SW5 switch knob position must be UP to use this option. Also the J10 2-pin jumper must be shorted to provide power to the add-on board.

3.2.5.7 ESC ID SELECT

The signals shown in [Table 3-18](#) are provided as EtherCAT ID selection for complex ESCs. Switches SW7, SW8 and respective pull-up resistors are used to configure the ID select signals high or low. By default, the EtherCAT ID values is set to 5. To achieve this, ID0 and ID2 are high via pull-up resistors, while the remainder of the ID select signals are low (ID1, ID3-ID15). When required, setting the respective switch knob to the on position will change the ID select signal to low.

TABLE 3-18: ID SELECT SIGNALS

ID Selection Signal	PIC PIN No	SW PIN No	Res Ref. Des
ID_SELECT_RB0	25	SW7.1	R123
ID_SELECT_RB1	24	SW7.2	R124
ID_SELECT_RB2	23	SW7.3	R126
ID_SELECT_RB3	22	SW7.4	R125
ID_SELECT_RB4	21	SW7.5	R127
ID_SELECT_RB5	20	SW7.6	R128
ID_SELECT_RB8	32	SW7.7	R129
ID_SELECT_RB9	33	SW7.8	R130
ID_SELECT_RB10	34	SW8.1	R131
ID_SELECT_RB11	35	SW8.2	R133
ID_SELECT_RB12	41	SW8.3	R134


TABLE 3-18: ID SELECT SIGNALS (CONTINUED)

ID Selection Signal	PIC PIN No	SW PIN No	Res Ref. Des
ID_SELECT_RB13	42	SW8.4	R132
ID_SELECT_RC1	6	SW8.5	R135
ID_SELECT_RC2	7	SW8.6	R136
ID_SELECT_RC3	8	SW8.7	R137
ID_SELECT_RC4	9	SW8.8	R138

3.3 MECHANICALS

Figure 3-6 details EVB-LAN9252(SPI + 3 Port) mechanical dimensions. Dimensions are in mm.


FIGURE 3-6: EVB-LAN9252 MECHANICAL DIMENSIONS



Appendix A. EVB-LAN9252-3PORT Evaluation Board

A.1 INTRODUCTION

This appendix shows the EVB-LAN9252-3PORT Evaluation Board.

FIGURE A-1: EVB-LAN9252-3PORT EVALUATION BOARD

NOTES:



Appendix B. EVB-LAN9252-3PORT Evaluation Board Schematics

B.1 INTRODUCTION

This appendix shows the EVB-LAN9252-3PORT Evaluation Board Schematics.

FIGURE B-1: BLOCK DIAGRAM






FIGURE B-2: POWER SUPPLY & RST

POWER SUPPLY



RESET Options




FIGURE B-3: LAN9252




FIGURE B-4: COPPER MODE INTERFACE





FIGURE B-5: SFP INTERFACE




FIGURE B-6: STRAP, GPIO, I²C & FXLOS










FIGURE B-7: B2B INTERFACE



- RST_GPIO >>
- SYS_RESETN >>
- I2C1_SDA >>
- I2C1_SCL >>
- PME_LATCH1 >>
- FIFOSEL_LATCH0 >>
- STORM_SIO3 >>
- SPI_CE# >>
- SPI_MISO >>
- STORM_SIO2 >>
- SPI_MOSI >>
- SPI_CLK >>
- IRQ >>



Short 1 -2 = To Reset ASIC from SoC-GPIO
Short 2-3 = To Reset SoC from ASIC

FIGURE B-8: PIM+ON-BOARD-PIC32MX




FIGURE B-9: EXPANSION MODE INTERFACE








FIGURE B-10: ENHANCED LINK DETECTION



NOTES:



Appendix C. Bill of Materials (BOM)

C.1 INTRODUCTION

This appendix includes the EVB-LAN9252-3PORT Evaluation Board Bill of Materials (BOM).

TABLE C-1: EVB-LAN9252-3PORT EVALUATION BOARD BILL OF MATERIALS

Item	Qty	Reference	Part	PCB Footprint	DNP	Manufacturer	Manufacturer Part Number
2	2	C2,C4	10uF	CAP0805	No	Murata	GRM21BR61E106KA73L
3	29	C3,C5,C6,C8,C10,C11,C13,C14,C15,C16,C17,C18,C21,C22,C24,C25,C58,C59,C61,C67,C68,C69,C70,C71,C72,C73,C74,C75,C84	0.1uF	CAP0603	No	Murata	GRM188R71E104KA01D
5	1	C19	1uF	CAP0603	No	Murata	GRM188R61C105KA93D
6	1	C20	470pF	CAP0603	No	Murata	GRM033R71E471KA01D
7	2	C26,C27	18pF	CAP0603	No	Murata	GRM1885C1H180JA01D
9	2	C32,C37	0.022uF	CAP0603	No	Kemet	C0603C223K5RACTU
12	2	C62,C82	10uF	CAP0603	No	TDK	C1608X5R0J106K080AB
13	2	C63,C64	11pF	CAP0603	No	Murata	GRM1885C1H110JA01D
14	2	C65,C66	20pF	CAP0603	No	Murata	GRM1885C1H200JA01D
17	5	D1,D3,D4,D5,D10	GRN	LED0603	No	Stanley Electric	BG1111C-TR
18	1	D2	Br_Red-RA	LED0603	No	Stanley Electric	FR1113F
19	1	D6	DIODE	SOD123	No	Micro Commercial Co	1N4148W-TP
20	1	D7	LED	LED0603	No	Stanley Electric	BG1111C-TR
22	5	FB1,FB2,FB3,FB4,FB5	2A/0.05DCR	RES0603	No	Murata	BLM18EG221SN1D
23	1	J1	SKT_PWR_2R0mm_4A_THRU_RA	th_conn_pwrjack_dc-210_rt	No	Cui Stack	PJ-002AH
25	9	J4,J5,J6,J7,J8,J9,J15,J16,J26	HDR_1x3	TH_CONN_1X3P	No	FCI	68000-103HLF
26	1	J11	HEADER 5X2	TH_CONN_2X5P	No	FCI	67997-210HLF
27	1	J12	HEADER 2X2	TH_CONN_2X2P	No	FCI	67997-204HLF
28	1	J13	DBG ICSP Header	TH_CONN_1x6P	No	FCI	68000-106HLF
29	1	J14	HEADER 3X2	TH_CONN_2X2P	No	FCI	67997-206HLF
31	1	J10	HDR_1x2	TH_CONN_1X2P	No	FCI	68000-102HLF
33	1	J24	CONN_8P	TH_CONN_1X8P	No	FCI	68000-108HLF
35	1	J27	5173277-2	TH_CONN_TE-5173277_40P	No	TE	5173277-2-ND
38	2	P8,P9	HEADER 23x2	TH_CONN_2X23P	No	FCI	67997-246HLF
39	1	Q1	NDS355AN_NMOS	sof23-NDS	No	Fairchild	NDS355AN
41	7	R1,R15,R29,R61,R62,R122,R155	0E	RES0603	No	Panasonic	ERJ-3GEY0R00V
42	7	R2,R8,R72,R73,R74,R89,r90	1K	RES0603	No	Panasonic	ERJ-3GEYJ102V
43	1	R3	3.30K	RES0603	No	Yageo America	9C06031A3301FKHFT
44	1	R4	470E	RES0603	No	BOURNS	CR0603-FX-4700ELF

TABLE C-1: EVB-LAN9252-3PORT EVALUATION BOARD BILL OF MATERIALS (CONTINUED)

Item	Qty	Reference	Part	PCB Footprint	DNP	Manufacturer	Manufacturer Part Number
45	3	R4A,R160,R161	33E	RES0603	No	BOURNS	CR0603-FX-33R0ELF
46	1	R5	4.75K	RES0603	No	Panasonic	ERJ-3EKF4751V
47	5	R6,R69,R70,R71,R139	10.0K	RES0603	No	Panasonic	ERJ-3EKF1002V
48	1	R7	100E	RES0603	No	Panasonic	ERJ-3EKF1000V
49	1	R9	2.2K	RES0603	No	Panasonic	ERJ-3GEYJ222V
50	1	R10	12.1K	RES0603	No	Rohm	CR03ERTF1212
51	8	R11,R12,R13,R14,R25,R26,R27,R28	49.9	RES0603	No	Yageo America	9C06031A49R9FKHFT
54	8	R17,R19,R21,R23,R31,R33,R35,R37	0E	RES0402	No	Panasonic	ERJ-2GE0R00X
55	2	R24,R38	0E	RES1210	No	Vishay	CRCW12100000Z0EA
61	10	R63,R64,R65,R66,R81,R82,R84,R85, R88,R143	4.7K	RES0603	No	Panasonic	ERJ-3EKF4701V
62	4	R67,R68,R83,R86	2K	RES0603	No	Panasonic	ERJ-3GEYJ202V
64	21	R76,R79,R80,R123,R124,R125,R126, R127,R128,R129,R130,R131,R132, R133,R134,R135,R136,R137,R138, R141,R142	10K	RES0603	No	Panasonic	ERJ-3GEYJ103V
66	1	R140	332	RES0603	No	Panasonic	ERJ-3EKF3320V
73	1	SW1	SW-SPDT-SLIDE	sw_ck_1101m2s3cq2	No	C&K	1101M2S3CQE2
74	2	SW2,SW6	sw_pb_2P	sw_pb_2P	No	Panasonic	EVQ-PJU04K
75	2	SW3,SW4	SW DIP-4/SM	TH_SW_DIP4	No	Würth electronics	418117270904
76	1	SW5	JS202011CQN	TH_SW_DPDT_6P	No	C&K	401-2001-ND
77	2	SW7,SW8	SW DIP-8	SW_DIP_SMT_8P-ADE08S04	No	TE	1-1825058-9/ade08s04
78	3	SW9,SW10,SW11	450301014042	TH_SW_SPST_3P_10x2p5	No	Würth electronics	450301014042
79	1	TP1	RED	TH_TP_60D40	No	Keystone	5005
80	1	TP2	ORANGE	TH_TP_60D40	No	Keystone	5003
	2	TP8,TP9	TEST POINT	TH_TP_60D40	No	Keystone	5001
83	2	T1,T2	Pulse - J0011D01BNL	th_conn_pulse_rj45_j0026	No	Pulse Electronics	553-1483-ND
84	1	U1	3_Amp	TH_DC-DC_VERT_5PIN_P67	No	Murata	OKR-T/3-W12-C
85	1	U2	TPS3125	SOT23_5	No	TI	TPS3125L30DBVR
86	1	U3	74LVC1G14	SOT23_5	No	TI	SN74LVC1G14DCKR
87	1	U4	LAN9252	IC_QFN64	No	Microchip	LAN9252
88	1	U5	24FC04	IC_DIP8_300	No	Microchip	24AA04
89	1	U6	24FC512	IC_DIP8_300	No	Microchip	24FC512-IP

TABLE C-1: EVB-LAN9252-3PORT EVALUATION BOARD BILL OF MATERIALS (CONTINUED)

Item	Qty	Reference	Part	PCB Footprint	DNP	Manufacturer	Manufacturer Part Number
90	1	U7	PIC32MX795F512L-80I/PT	IC_TQFP100_12x12x1-0p4mm	No	Microchip	PIC32MX-795F512L-80I/PT-ND
94	1	Y1	Citizen America	XTAL_HCM49	No	Cardinal Components Inc.	CSM1Z-A5B2C5-40-25.0D18-F
95	1	Y2	32Khz	TH_XTAL_ECS-31X_32KHZ	No	ECS INC	XC1392-ND
96	1	Y3	8 Mhz	th_hc49us_2p	No	Citizen Finetech	300-6017-ND

TABLE C-2: DNP COMPONENTS

Item	Qty	Reference	Part	PCB Footprint	DNP	Manufacturer	Manufacturer Part Number
15	2	C78,C79	0.001uF	CAP0603	DNP	Murata	GRM188R71H102KA01D
3	3	C76,C77,C83	0.1uF	CAP0603	DNP	Murata	GRM188R71E104KA01D
71	3	R156,R157,R163	100K	RES0603	DNP	Panasonic	ERJ-3EKF1003V
42	4	R145,R148,R159,R162	1K	RES0603	DNP	Panasonic	ERJ-3GEYJ102V
34	1	J25	2x4	Th_CONN_2X4P	DNP		
69	2	R153,R154	374E	RES0603	DNP	Panasonic	ERJ-3EKF3740V
61	1	R158	4.7K	RES0603	DNP	Panasonic	ERJ-3EKF4701V
40	1	Q2	BC547	SOT23	DNP	Diodes Incorporated	MMBT4401-7-F
31	4	J29,J19,J21,J23	CONN_2P	TH_CONN_1X2P	DNP		
30	2	J17,J18	1x22	TH_CONN_1X22P	No	FCI	68000-122HLF
28	1	J28	DBG ICSP Header	TH_CONN_1x6P	DNP		
25	1	J30	HDR_1x3	TH_CONN_1X3P	DNP		
21	1	D8	IN4148	SOD123	DNP	Micro Commercial Co	1N4148W-TP
93	1	U11	MCP87130	IC_PDFN8_5x6mm_MCP8713	DNP	Microchip	MCP87130T-U/LCTR-ND
91	2	U8,U9	NCP308SNADJT1G	SOT23_6	DNP	ON Semiconductor	NCP308SNADJT1G-ND
92	1	U10	PIC16F1824-I/ST	IC_TSSOP14-4P5X5MM	DNP	Microchip	PIC16F1824-I/ST-ND
82	3	TP5,TP6,TP7	WHITE	TH_TP_60D40	DNP	Keystone	5002
31	1	J20	CONN_2P	TH_CONN_1X2P	DNP		
32	1	J22	CONN_2P	th_conn_1x2p	DNP		
74	1	SW12	sw_pb_2P	sw_pb_2P	DNP	Panasonic	EVQ-PJU04K
1	1	C1	4.7uF	CAP0603	DNP	Murata	GRM188R60J475KE19D
4	4	C7,C9,C12,C23	1.0uF	CAP0603	DNP	Murata	GRM188R61C105KA93D
8	8	C28,C29,C30,C31,C33,C34,C35,C36	10pF	CAP0402	DNP	Murata	GRM188R61C105KA93D

TABLE C-2: DNP COMPONENTS (CONTINUED)

Item	Qty	Reference	Part	PCB Footprint	DNP	Manufacturer	Manufacturer Part Number
10	14	C38,C39,C40,C41,C42,C43,C44,C45,C47,C49,C51,C53,C55,C57	0.1uF	CAP0603	DNP	Murata	GRM188R71E104KA01D
11	6	C46,C48,C50,C52,C54,C56	10uF	CAP_B_3528	DNP	Kemet	B45190E3106K209
16	2	C80,C81	TBD	CAP0603	DNP		
24	2	J2,J3	FTLF1217P2	CONN_FX_SFP_FTLF1217P2	DNP	Finisar	775-1011-ND
36	4	L1,L2,L3,L4	1uH	L0805	DNP	Panasonic	ERJ-3GEY0R00V
53	8	R16,R18,R20,R22,R30,R32,R34,R36	0	RES0402	DNP	Panasonic	ERJ-2GE0R00X
56	4	R39,R40,R43,R44	82	RES0603	DNP	BOURNS	CR0603-FX-82R0ELF
57	4	R41,R42,R45,R46	49.9	RES0603	DNP	Yageo America	9C06031A49R9FKHFT
58	2	R47,R48	100	RES0603	DNP	Panasonic	ERJ-3EKF1000V
59	4	R49,R50,R51,R52	130	RES0603	DNP	Panasonic	ERJ-3EKF1300V
60	8	R53,R54,R55,R56,R57,R58,R59,R60	4.7K	RES0603	DNP	Panasonic	ERJ-3EKF4701V
63	4	R75,R77,R78,R144	10K	RES0603	DNP	Panasonic	ERJ-3GEYJ103V
70	6	R146,R149,R151,R152,R164,R168	ZERO	RES0603	DNP		
72	1	R165,R147,R150	10.0K	RES0603	DNP	Panasonic	ERJ-3EKF1002V
37	1	PIM1	PIM CONN	TH_CONN_PIM100	DNP		
81	2	TP3,TP4	TEST POINT	TH_TP_60D40	DNP	FCI	68000-201HLF



MICROCHIP

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon

Hong Kong
Tel: 852-2943-5100
Fax: 852-2401-3431

Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115
Fax: 86-571-8792-8116

China - Hong Kong SAR
Tel: 852-2943-5100
Fax: 852-2401-3431

China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai
Tel: 86-21-3326-8000
Fax: 86-21-3326-8021

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8864-2200
Fax: 86-755-8203-1760

China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130

China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune
Tel: 91-20-3019-1500

Japan - Osaka
Tel: 81-6-6152-7160
Fax: 81-6-6152-9310

Japan - Tokyo
Tel: 81-3-6880-3770
Fax: 81-3-6880-3771

Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-5778-366
Fax: 886-3-5770-955

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-67-3636

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7289-7561

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820